This paper presents a neutral-point voltage balancing method for three-level inverter systems using a time-offset estimation scheme. The neutral-point voltage is balanced by adding a time-offset to the turn-on time of the switches. If an inaccurate time-offset is added, the neutral-point deviation still remains. An accurate time-offset is obtained through the proposed time-offset estimation scheme. This method is implemented without additional hardware, complex calculations, or analysis. The effectiveness of the proposed method is verified by experiments.
I. INTRODUCTION
Multilevel inverters have been widely applied in high-power applications. Among multilevel inverters, the NPC inverter has the most widely used topology because of its advantages. The NPC inverter improves the output voltage and current waveforms and can reduce the size of the filters. In addition, the voltage stress across the switch is reduced to half that of a conventional two-level inverter. Fig. 1 shows a simplified diagram of an NPC inverter system. It is composed of twelve IGBTs and six diodes. The DC-link capacitor is split into two sources to generate different voltage levels. To maximize the performance of the NPC inverter, the voltages of the two capacitors connected in series must have the same values. If these values are different, this may lead to premature failure of the switching devices, and the THD of the output current increases because the low-order harmonics become dominant; and second-and fourth-order harmonics appear in the output voltage [1] - [7] .
DC-link voltage deviation can occur owing to the following causes [8] : unbalanced DC capacitors due to manufacturing tolerances, inconsistency in the switching device characteristics, and unbalanced three-phase operation. Since directly solving these problems is difficult, many strategies have been introduced to balance the neutral-point voltage. SVM strategies have been introduced in many papers [9] , [10] . In [9] , the space vector diagram is divided into 12 sectors and four alternative switching sequences are defined for each of the 12 sectors. Then, the proper switching sequence is chosen based on an analysis of the predicted voltage unbalance. In [10] , the independent phase duty ratios are calculated through complex calculations. Using these, the control signals of the 12 switches are generated. These methods are complex to use and can increase the switching frequency and output THD. By analyzing small-signal models for the neutral-point voltage developed using closed-form expressions, a compensator for neutral-point voltage balancing has been designed [11] . However, this paper does not contain analyses of the compensator gains. A PI compensator based on the continuous model has also been proposed in [12] . However, these methods require accurate system modeling. The performance of compensators based on modeling can differ according to conditions such as loads. Several alternative topologies were presented in [13] , [14] . However, they are not cost-effective because they require additional hardware. Other approaches were proposed in [15] - [17] . However, their use is limited. Some of the methods can only be used in low modulation index [15] , [16] . The method proposed in [17] can be applied when SHE-PWM is used.
This paper proposes a simple method to balance neutral-point voltage. The neutral-point voltage is balanced by adding an accurate time-offset at the gate-on time. The accurate time-offset can be obtained through the proposed time-offset estimation scheme.
II. INFLUENCE OF TIME-OFFSET ON THE NEUTRAL-POINT VOLTAGE
The small voltage vectors of an NPC inverter affect the neutral-point voltage. The N-type small switching state decreases the neutral-point voltage, and the P-type small switching state increases the neutral-point voltage when the inverter is in normal operation (inverting mode). Hence the dwell time of a small voltage vector should be divided equally. Conversely, if the dwell times of the P-type and N-type small voltage vectors are adjusted when the neutral-point voltage is unbalanced, the neutral-point voltage can be balanced. Table I lists the switching states of the small voltage.
A. Change in Dwell Time of the Small Voltage Vector
The dwell times of the P-type and N-type small voltage vectors can be adjusted by adding a time-offset to the turn-on time of the switch. If the reference voltage falls into region 1 of sector I, as shown in Fig. 2 , the dwell times of the P-type and N-type small voltage vectors are equally distributed in normal SVM, as shown in Fig. 3(a) .
If the negative time-offset T offset(-) is added to the three phase turn-on times of switches (T a , T b , T c ), the dwell time of the P-type small voltage vector increases while that of the N-type small voltage vector decreases, as shown in Fig. 3(b) . If the positive time-offset T offset(+) is added, as shown in Fig. 3(c) , to the turn-on times of the switches, the dwell time of the P-type small voltage vector decreases and that of the N-type small voltage vector increases.
B. Change of the Neutral-Point Voltage by the Time-offset
As in the above analysis, the neutral-point voltage can be balanced by adding a time-offset T offset to the turn-on times of the switches. If V DC1 is greater than V DC2 , the negative time-offset T offset (-) should be added to balance the neutral-point voltage. Conversely, if V DC1 is less than V DC2 , the positive time-offset T offset(+) should be added. However, if an incorrect time-offset is added, the neutral-point voltage still remains. Fig. 4(a) shows the change in the neutral-point voltage deviation when a smaller time-offset T offset than the correct time-offset T correct is added. The neutral-point voltage deviation becomes smaller than before the time-offset T offset is added, but it still remains. If a time-offset T offset greater than the correct time-offset T correct is added, V DC2 becomes greater than V DC1 , and the neutral-point voltage deviation still remains, as shown in Fig. 4(b) . The neutral point is balanced when the added time-offset T offset is equal to T correct , as shown in Fig. 4(c) . The neutral-point voltage can be balanced when the correct time-offset is added. However, it is difficult to find the precise time-offset T correct because it changes depending on the magnitude of the output phase current, the DC-link capacitor, the neutral-point voltage deviation, etc. It is also difficult to mathematically analyze the change in the neutral-point voltage by the time-offset T offset .
III. PROPOSED SCHEME TO BALANCE THE NEUTRAL-POINT VOLTAGE (-) . The modified turn-on times of the switches are defined as (1). According to V d , the time-offset T offset is changed to balance the neutral-point voltage, as expressed in (2) .
T offset = T offset_old ± ΔT offset (2) where T offset is the current value, T offset_old is the previous value, and ΔT offset is the changing value.
A. Changing the Magnitude of ΔT offset
If the voltage difference |V d | is greater than |V d_max |, the time-offset T offset is set by |T offset_max |. The maximum magnitude of the time-offset |T offset_max | is set to not exceed the modulation index 1 and is calculated as: α is the constant value for leading the time-offset to near the desired value and β is the other constant value to correct a slight error between the time-offset and the correct value. If β is big, more time to converge the time-offset to the desired value is required because β is applied in the small region. On the other hand, if α is small, a longer time is needed to move the time-offset close to the correct value. Therefore, α and β are determined as above.
B. Time-offset Estimation Scheme
The proposed time-offset estimation scheme is explained by dividing into two cases and considering five situations for each case.
n V DC1 > V DC2
In this case, a negative time-offset T offset (-) should be added to the turn-on times of the switches.
1) |V d |>|V d-max | : T offset(-) is set by the negative T offset_max(-)
.
ΔT offset should be subtracted from T offset_old(-) because the voltage deviation still remains. T offset(-) is defined as:
this situation occurs when the added time-offset T offset_old(-) has a larger magnitude of the negative value than T correct (-) . Therefore, ΔT offset should be added to reduce the magnitude of the negative value. T offset(-) is defined as:
in this situation, ΔT offset should be subtracted because the added time-offset T offset_old(-) has a smaller magnitude of the negative value than T correct (-) . The redefined T offset(-) is:
T offset(-) = T offset_old(-) -ΔT offset

5) |V d | < |V normal | : in this situation it is considered that the neutral-point voltage is balanced. Hence, ΔT offset is set by 0 and T offset(-) is equal to T offset_old(-) .
T offset(-) = T offset_old(-) n V DC1 < V DC2
In this case, a positive time-offset T offset(+) should be added to the turn-on times of the switches.
1) |V d |>|V d-max | : T offset(+) is set by a positive T offset_max(+). T offset(+) = T offset_max(+)
2) 
T offset(+) = T offset_old(+)
If the control period is short, it is difficult to check the change of the neutral-point voltage by the added time-offset T offset during a period. Therefore, the time-offset T offset is changed frequently. Conversely, if the control period is long, a lot of time is needed to balance the neutral-point voltage because the amount of the voltage change is large during a period. Hence the control period of the neutral-point voltage balancing scheme has to be considered.
IV. EXPERIMENTAL RESULTS
Experiments have been carried out to confirm the validity of the proposed neutral-point voltage balancing scheme. The experimental setup is implemented using a 10 kW, NPC inverter system. Table II lists the parameters applied to the experiments. Fig. 6 shows a photograph of the experimental power circuit. The digital controller is based on a (TMS320C28346) digital signal processor. Fig. 7 shows the experimental results of the proposed scheme, according to the control period. Fig. 7(a) shows the two capacitor voltages and the estimated time-offset when the control period is proper. Table II lists the control period of the proposed scheme. The upper and lower capacitor voltages converged to half the value of the DC-link voltage at 80 V, and the time-offset converged to -600T clock in about 1.8 s after the proposed scheme is applied. If the control period of the proposed scheme is too short, the upper and lower capacitor voltages oscillate in the steady state, and more time is needed than in the former case until the time-offset and two capacitor voltages converge to constant values, as shown in Fig. 7(b) . In this case, the control period of the proposed scheme is T control . Fig. 7(c) shows the upper and lower capacitor voltages and the time-offset when the control period of the proposed scheme is long. The control period of the proposed scheme is 25×T control . The two capacitor voltages and the time-offset converged to constant values about 2.5 s after the proposed algorithm is applied. More time is needed than that required for the first case. Fig. 8 compares the output phase current before and after the proposed method is applied. When the neutral-point is unbalanced, the output phase current is distorted owing to the low-order harmonic components, predominantly the secondand fourth-order harmonics. After the proposed algorithm is applied, the phase current distortion is eliminated, and the neutral-point voltage is balanced.
The FFT of the out phase current is illustrated in Fig. 9 . The 2 nd and 4 th order harmonics are formed due to the neutral-point voltage deviation, as shown in Fig. 9 (a) . After the proposed method is applied, these harmonics are eliminated as shown in Fig. 9 (b) . 
V. CONCLUSIONS
This paper has presented a neutral-point voltage balancing scheme. The proposed method is implemented by adding a time-offset to the turn-on times of switches. An accurate time-offset is obtained through the proposed time-offset estimation scheme without complex calculations, modeling, or additional hardware. Furthermore, the proposed method does not affect the system performance. The experimental results confirm the feasibility and effectiveness of the proposed neutral-point voltage balancing method. 
